LAr TPC Progress at BNL

Craig Thorn thorn@bnl.gov



DOE OHEP Site Visit September 11, 2012

LAr TPC Work at BNL

Cryogenics, TPC, Cold Electronics ←→ LAr Detector R&D, MicroBooNE, LarLAr, LBNE FD

MicroBooNE

Craig Thorn is Deputy Project

Manager for Active Detector 2%


Sue Duffin is L2 manager for Cryostat (\$1.4M, 9%)

Bo Yu is co-convener of Active Detector TPC subsystem, in charge of TPC design (\$3.6M, 22%) (L2 is at Yale)

Hucheng Chen is L2 manager for Readout & DAQ (\$1.8M, 11%)

George Mahler is L2 Manager for Detector Design and Construction Integration (\$0.25M, 2%)

Work done in collaboration with SMU, GIT, MSU, Yale, Princeton, MIT, Syracuse, U. Penn, U. Wisconsin




LBNE Project management:

Mary Bishai Penka Novakova Jeff Dolph Milind Diwan Project Scientist Controls Specialist Project Engineer Collaboration Co-Spokesperson


Jim Stewart

L2 Manager for FD

BNL



Main Elements of the MicroBooNE Detector



3 wire planes (Y, U, V)


8256 wires
3 mm wire/plane spacing

2.5 m drift (125kV HV)


8' x 8' x 35', 170t LAr

Cryostat, TPC, cold electronics and detector assembly and integration are BNL responsibilities






MicroBooNE Electronics System Overview



Analog Front-End (FE) ASIC for MicroBooNE and LBNE FD



- 16 channels
- charge amplifier, high-order anti-aliasing filter
- programmable gain: 4.7, 7.8, 14, 25 mV/fC (charge 55, 100, 180, 300 fC)
- programmable filter (peaking time 0.5, 1, 2, 3 μs)
- programmable collection/non-collection mode (baseline 200, 800 mV)
- programmable dc/ac coupling (100µs)

- technology CMOS 0.18 µm, 1.8 V,
- designed for room and cryogenic operation
- 136 programming registers with digital interface
- 5.5 mW/channel (input MOSFET 3.9 mW)
- single MOSFET test structures
- ~ 15,000 MOSFETs

Test setup for assembled FE boards

Thermal Cycling of FE ASICs and FE boards for MicroBooNE

Models the **MicroBooNE** feedthrough, cabling, ASIC motherboard, and cryostat for testing of the electronics chain


The ASICs have been extensively tested both warm and in LN2. The chip yield for both is >90%.

The ASICs and the motherboard have experienced >1000 chip immersions in LN₂,

Cold Mother Board with 12 ASICs populated (192 channels)



Signal Measurements: Programmable Gain, Peak Time and Baseline



Bandgap Reference:

$$V_{BGR} \approx \begin{cases} 1.185 \text{ V} & \text{at } 300 \text{ °K} \\ 1.164 \text{ V} & \text{at } 77 \text{ °K} \end{cases}$$
variation $\approx 1.8 \text{ %}$

Temperature Sensor:

$$V_{TMP} \approx \begin{cases} 867.0 \text{ mV} & \text{at } 300 \text{ °K} \\ 259.3 \text{ mV} & \text{at } 77 \text{ °K} \end{cases}$$
 $\sim 2.86 \text{ mV} / \text{ °K}$

Programmable gain, peaking time and baseline

Maximum charge of 55, 100, 180, or 300 fC


Analog ASIC Gain and Waveform Uniformity

Measurements for ASICs on MicroBooNE Motherboard


Residuals from a linear fit < 0.3% Crosstalk < 0.3%

These measurements were performed with the entire MicroBooNE signal chain:

Analog ASIC + cold cable + intermediate amplifier + ADC



Measurements for FE ASICs on MicroBooNE Motherboard



CMOS FE ASIC Summary

- The LBNE CMOS FE ASIC is being used for the MicroBooNE Project
- The ASIC has been tested systematically on the mother board in the MicroBooNE FE test stand
- 1400 chips are in fabrication, delivery by 11/15/2012
- Excellent performance
 - Noise <600 e- at 77K and 220pF
 - Channel-to-channel and chip-to-chip gain, calibration, shaping,...
 variations are small
 - Crosstalk <1%
 - Properties (except noise) identical at room temperature and in LN2
- This FE ASIC will be used with the ADC under development and a cold FPGA for the 35t prototyping

LBNE Far Detector - LArTPC


BNL responsibility:

TPC Structure

Anode Plane Assembly (APA)


Cathode Plane Assembly (CPA)

Cold Electronics (in LAr)




Hatch


APAs are structural & electrical units. containing all sense wires and cold readout electronics. This subsystem also includes all cabling inside the cryostat, electronics power and wire bias supplies, and electronics feedthroughs.




APA + CPA Assemblies form TPC Modules in a Large Cryostat




APA Close-up View




APA in Fabrication at PSL, U. Wisconsin



LAr TPC - Cold CMOS Electronics Block Diagram – Reference Design




LAr TPC - Cold CMOS Electronics Functional Diagram - Reference Design for 35t




Low Power CMOS ADC Designed for Operation in LAr






ADC Output Histogram DC



Clockless Low Power Current Mode ADC



Dual stage: 6-MSBs in 150ns, then 6-LSBs in 250ns

- Single conversion trigger per stage
- 12-bit resolution
- 2 MS/s conversion rate
- Power dissipation 3.6 mW/ch at 2 MS/s

Measured linearity

- DNL < 1.5 LSB for majority of codes
- INL ~1% of Range

Equivalent input noise measurement

- 1.27 LSB
- Effective resolution: 11.6 bits

Fabricated for normal temperature operation for SNS, see De Geronimo, et al., *IEEE Trans NSS*, **54** (2007) 541.

The ADC has been tested with an FPGA, both immersed in LN₂

LAr1: a 1 kTon LArTPC for Short Baseline Physics

Goals

- Short Baseline Oscillation Measurements
- Explore hints of sterile neutrinos
- Builds on ArgoNeut, MicroBooNE in LAr Integrated Plan
- LOI presented to FNAL PAC June 19, 2012; favorable response.
- Proposal to PAC is being prepared.

H. Chen, C. Thorn, D. Lissauer, V. Radeka, B. Yu, G. Mahler, S. Rescia, S. Duffin, Y. Li Brookhaven National Lab

L. Bartoszek

Bartoszek Engineering

E. Blucher, D. Schmitz

 $University \, of \, Chicago$

D. Kaleko, G. Karagiorgi, B. Seligman, M. Shaevitz, B. Willis

Columbia University

B. Baller, H. Greenlee, J. Raaf, R. Rameika, G. Zeller


Fermi National Accelerator Laboratory

M. Messier, S. Mufson, J. Musser, J. Urheim Indiana University

W. Huelsnitz, W.C. Louis, G.B.Mills, Z. Pavlovic, R.G. Van De Water Los Alamos National Laboratory

L. Bugel, J. Conrad, T. Katori, C. Ignarra, B. Jones, M. Toups Massachusetts Institute of Technology

F. Cavanna, E. Church, B.T. Fleming, R. Guenette, O. Palamara, K. Partyka, A. Szelc Yale University



Physics Goals

The past year in neutrino physics:

Anomalies in short baseline oscillation experiments offer hints of new physics in the neutrino sector (sterlie neutrinos?), creating lots of attention ...

Hints from experiments

- LSND anamaly
- MiniBooNE anamalies (recent updates!)
- Gallex and Sage data

How to address these? (Differing philosophies ...)


- Decay at rest sources (SNS)
- Reactor and source experiments
- Accelerator experiments



Growing interest in hints: many conferences, papers, and new ideas on how to address them


See e.g. Giunti & Laveder, arXiv:1106.4479, arXiv:1107.1452

Short Baseline Configurations on BNB



MicroBooNE + LAr1 Oscillation Sensitivities

1+1 neutrino model in neutrino mode



Summary

BNL is leading LAr detector development

- •LAr Generic Detector R&D
- MicroBooNE Project
- •LBNE Project
- LAr1 Proposal

And has been a driver of the neutrino physics that these detectors will enable